Man in white suit working in imec cleanroom
imec logo

Imec demonstrates the feasibility of introducing SST-MRAM as a last-level cache at the 5nm technology node